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Networked embedded systems are essential building blocks of a broad variety of distributed applications
ranging from agriculture, to industrial automation, to health care, and more. These often require specific
energy optimizations to increase the battery lifetime or to operate using energy harvested from the environ-
ment. Since a dominant portion of power consumption is determined and managed by software, the software
development process must have access to the sophisticated power management mechanisms provided by
state-of-the-art hardware platforms to achieve the best trade-off between system availability and reactivity.
Furthermore, inter-node communications must be considered to properly assess the energy consumption.
This paper describes a design flow based on a SystemC virtual platform including both accurate power
models of the hardware components and a fast abstract model of the wireless network. The platform allows
both model-driven design of the application, as well as the exploration of power and network management
alternatives. These can be evaluated in different network scenarios, allowing one to exploit power optimiza-
tion strategies without requiring expensive field trials. The effectiveness of the approach is demonstrated
via experiments on a wireless body area network application.
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1. INTRODUCTION
According to several reports, market opportunities offered by the Internet of Things
and Machine-to-Machine Communication will dramatically grow in the following
years, covering applications in various domains, such as health care, smart energy
and water management, building automation, and more [Mattern and Floerkemeier
2010]. Embedded systems will be fundamental building blocks of these applications,
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working in a fully distributed environment where communications play a fundamental
role.
Embedded systems are becoming ever more complex and provide an increasing num-
ber of features that can be exploited by software components to fulfill the application
requirements. In particular, power management is crucial to increase the battery life-
time or to efficiently exploit energy harvesting from the environment. Power saving
strategies of course must take into account the real-time constraints of the application,
such as the processing delay of asynchronous events or the sampling rate of analog in-
puts.
Network conditions may also weigh in for communication-intensive applications. For
example, the assessment of the congestion of a shared networking channel can be used
to dynamically adapt the behavior of the wireless sensor nodes of the network to opti-
mize their power consumption. Basically, there is no point in collecting and transmit-
ting data when the network cannot deliver them. A functional and performance model
of the network communications allows fast investigation of these effects during ap-
plication development. Thus, the scalability of the network can be assessed at design
time, avoiding expensive deployments and in-field measurements and testing.
For these reasons, a virtual platform is needed for the design space exploration
(DSE) of networked embedded systems. We believe, for reasons that will be explained
more in detail in the rest of the paper, that is should contain the following key ele-
ments:
— behavioral and power models of the hardware components, such as the CPU, the
memory and the peripherals. The behavioral level provides a good level of simulation
efficiency and Intellectual Property protection, while accurately modeling the power
effects at run-time;
— a cycle-accurate instruction set simulator (ISS) that can execute the unmodified ap-
plication binary in close interaction with the hardware component models;
— primitives to model and simulate the network in terms of packet transmission and
reception, channel effects, stochastic models of concurrent traffic sources, packet col-
lisions, and protocol simulation;
— model-driven design for application specification and implementation;
— automated generation of the application source and binary code, to allow DSE au-
tomation.
The paper describes a development flow that uses a SystemC-based virtual plat-
form supporting the design of energy-efficient distributed embedded applications. The
approach provides the following key features:
— Model-Driven Design of the application, including the automated generation of the
software components;
— use of a power-aware SystemC model of a system-on-chip (from STMicroelectronics)
that accurately reproduces the energy management strategy effects during the DSE;
— modeling both realistic network scenarios and network nodes directly in SystemC,
without the need of co-simulation with external tools.
These features are demonstrated in the context of design space exploration for energy
optimization of a wireless body area network. Our experiments take into consideration
both the network conditions and the application requirements.
Figure 1 shows the proposed design space exploration flow for distributed embedded
application design that is built around the network-enabled SystemC virtual platform.
The platform provides a realistic description of the network environment that is used
by its component nodes. Effects such as packet collisions on shared channels, packet
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Fig. 1. Proposed design space exploration flow for distributed embedded applications.
loss due to queue overflows within nodes, transmission delays, bit corruptions and
signal energy loss are also modeled.
The behavior of the network nodes is described using platform-independent State-
Charts (using the StateFlow tool). They are used to generate both the application C-
language source code (using the code generation tools provided by The Mathworks) and
the network node SystemC behavioral model (using the HIFSuite toolset [Lazarescu
et al. 2012]).
The source StateFlow model is thus translated:
— for a few selected nodes, into C and then binary code to be executed on the ISS of the
virtual platform, together with the operating system and the drivers. The software
components interact at run-time with the hardware components that are modeled at
the SystemC Transaction Level (TLM) to reduce the simulation time. The hardware
component models include the power effects of the software-defined energy saving
strategies to allow an accurate evaluation of the power consumption during the DSE.
— for the rest of the nodes, directly in SystemC, in order to ensure fast simulation even
with very large networks.
The ISS can profile the execution and the power consumption of any software on the
node platform, even if some source code (e.g. the RTOS) is not available. The binary
code does not need to be changed or annotated. Furthermore, the application does not
need to be manually rewritten for the target platform, because this is handled by the
StateFlow code generation tools.
The configuration parameters of the application can be tuned by performing compar-
ative performance analysis of simulation runs with different environmental conditions
(an example is shown in Section 7.3). The virtual platform allows to one obtain statis-
tics on both functional and non-functional properties of the distributed system (e.g.,
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responsiveness and energy consumption). If the application requirements are not met,
the parameters can be refined in a new exploration cycle.
Although modern ISSs are fast, their use does not scale well for simulations with
a large number of nodes. For this reason, the proposed approach allows one to model
the nodes at different levels of detail. For instance, the behavior of the application
running on a node can be reproduced with instruction-level accuracy on the ISS to
study its power-saving features, while other network nodes can be modeled at pure
behavioral level using the code generated for SystemC. Also, the proposed SystemC
virtual platform can be interfaced with different ISSs to support different hardware
platforms.
Hardware-in-the-loop simulations can also capture architectural and power run-
time effects with a limited simulation slowdown [Mozumdar et al. 2010]. However,
they require the instrumentation of the code running on the nodes, and the architec-
tural and power modeling is less accurate than what is provided by an ISS.
This development flow has been used to develop a wireless body area network appli-
cation based on the SPINE framework [Gravina et al. 2008] and on the ReISC SoC by
STMicroelectronics, in the context of the European project COMPLEX1 [Gru¨ttner et al.
2013]. The ReISC SoC provides complex and effective power management strategies,
but they are difficult to exploit by the developers without a network-enabled simula-
tion platform. Therefore, our proposed approach can have a significant impact on the
adoption of the SoC and on the quality of the applications developed.
The rest of the paper is organized as follows. Section 2 reviews the published papers
addressing related topics. Section 3 describes the reference design scenario. Sections 4
and 5 describe the modeling of the software and hardware components respectively.
Section 6 describes the modeling of the network aspects. Section 7 presents different
testing scenarios. Section 8 shows how the design space exploration can be performed
using the virtual platform. Section 9 concludes the paper.
2. RELATED WORK
The design of distributed embedded applications may often require simulation at both
the node and the network levels early in the design phase.
Many simulators exists for this purpose, such as: NS-2/3 [McCanne et al. 1989],
TOSSIM [Levis et al. 2003], EmStar [Girod et al. 2004], OPNET [Chang 1999], OM-
NeT++ [Varga and Hornig 2008], J-Sim [Miller et al. 1997], Atemu [Polley et al. 2004],
Avrora [Titzer et al. 2005], Cooja [Osterlind et al. 2006], Viptos [Cheong et al. 2005],
Pawler [Simon et al. 2003]. [Du et al. 2010] provides a detailed analysis of the field.
However, most simulators are not well suited for both node and network simulation,
since they usually model well either the communication channel or the node hardware.
The communication channel can be modeled in C, C++, or Java using either dis-
crete event-based network simulators, such as NS-2/3, OPNET, OMNeT++, TOSSIM,
or generic ones, like Matlab [The Mathworks 1998].
The node can be simulated with high-level modeling tools (e.g., Stateflow from
The Mathworks, which models behaviors using StateCharts), or with sensor network-
specific simulators, such as Avrora, Cooja, Atemu, Viptos, and Pawler. The latter usu-
ally provide a very abstract hardware model that may fail to capture significant details,
with respect to an HDL simulation. Moreover, some of these tools are limited to spe-
cific HW/SW platforms (e.g., AVR-based), or to specific programming languages (e.g.,
nesC).
Co-simulation attempts to overcome these limitations by using different tools to sim-
ulate the different domains (e.g., digital hardware and network). They run indepen-
1FP7 IP 247999 COMPLEX: https://complex.offis.de/
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dently and synchronize through some form of inter-process communication. [Mulas
et al. 2010] demonstrate how the node energy consumption can be reduced by scaling
down the CPU clock frequency during periods of network congestion that are detected
based on the length of the transmission queue. However, process synchronization slows
down the co-simulation [Lora et al. 2014], making it less suitable for efficient DSE,
which requires the simulation of a very large number of configurations.
For an efficient optimization of both node-level and network-level features, we need
to simulate all domains using a single tool and description language. In this way we
avoid the synchronization overhead, by using a single executable model for the DSE
[Palermo et al. 2009]. For this purpose, system modeling languages such as SystemC
[Liao et al. 2002] are increasingly used for SoC design, since they allow both large-scale
and small-scale performance simulation and optimization. SystemC can be used to
flexibly model the hardware, the application software, and the network components at
different levels of abstraction. Also, it can be used to create and efficiently use library
components for Transaction Level Modeling (TLM), Simulation and Verification.
The method presented by [Streubu¨hr et al. 2011] uses SystemC to estimate the
power consumption of heterogeneous multiprocessor SoCs at the Electronic System
Level. The simulation models can be extended to account for the power states that are
used for the dynamic evaluation of the energy consumption of the system.
In this work, we use SystemC (1) to encapsulate the ISS for the software, (2) to
model the hardware and (3) to describe the network using the SystemC Network Sim-
ulation Library (SCNSL) [D. Quaglia and F. Stefanni 2013]. This allows us to provide
perform both node-level and network-wide performance analysis in a single simula-
tion environment, without requiring any other tool for system and network modeling
or co-simulation.
Our simulation flow uses a model-based approach to achieve the best of both domains
in terms of speed and accuracy. We use a single StateFlow application model to drive:
(1) executable code generation for a fast yet accurate SystemC hardware model of one
node (or a few nodes), which includes an ISS and a power model of the hardware
node platform. We consider that this is the highest abstraction level that allows us
to obtain sufficiently accurate power simulation results for the hardware blocks of
the node platform when operated under an aggressive power management strategy.
Our case study involved only one node modeled at this level, but more nodes can be
simulated in this way, if needed for other applications;
(2) a abstract SCNSL network model that is accurate enough to capture network access
issues and transmission errors.
It is worth noting that we are using the same Stateflow model of the WSN application to
generate both the code running on the ISS-based node model and the pure behavioral
model of each node instance running in the SCNSL framework, while pre-existing
methods require to develop and maintain two independent source code projects (one for
the network simulation and one for the ISS), both representing the same functionality.
Our approach is similar to IDEA1 [Du et al. 2011], but we improve at the same
time both the scalability and the accuracy of the analysis through a low-level node
model (based on an industrial Virtual Platform SoC model) included in a network of
SystemC-modeled nodes at the application and protocol stack level.
To the best of our knowledge, this model-driven application design and holistic sim-
ulation approach is the first to generate a complete system model that can be simu-
lated, optimized, and verified at both the network and the node levels. Moreover, the
methodology can be extended to include any high-level modeling flow that can generate
a suitable SystemC model.
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Fig. 2. Wireless body sensor network application.
The effectiveness of the proposed solution is shown through the design of energy-
saving strategies for wireless sensor networks. Most of the existing approaches focus
on communication energy, since this ranks among the highest sources of energy con-
sumption at the node level [Croce et al. 2008]. These techniques can be used in the
proposed virtual platform, and we explore novel ways to reduce the computation en-
ergy consumption by using knowledge about the communication status.
3. REFERENCE DESIGN SCENARIO
We use a realistic distributed embedded application, from the health monitoring do-
main, to illustrate our proposed design flow. The application includes real-time data
acquisition (from sensors attached to the human body) and pre-processing on the node
itself, and communication over a shared channel to a remote server.
Figure 2 shows the application architecture. Wearable nodes with suitable sensors
are attached to specific body locations. Data, either raw or pre-processed on the nodes,
is sent to the Base Station (BS) for further processing, recording, display and alerting
on specific patterns and events (e.g., motion, immobility, fall).
The BS can receive concurrent communications over a shared radio channel from
several sensor nodes, which can lead to channel congestion if left unmanaged. Also,
adapting the node radio traffic to channel status can save energy on the node and
increase its service time, as will be discussed in detail later.
The wireless nodes follow the open source Signal Processing In Node Environment
(SPINE) specification [Gravina et al. 2008]. It supports flexible and distributed signal
processing for wireless body sensor network applications through a set of customizable
functions for data acquisition, processing and communication.
In the following we will focus on the analysis and optimization of performance and
energy consumption of the SPINE node, since we assume that the BS is much less
resource-constrained. We will also show how the platform-dependent simulation of the
entire application increases the accuracy of the power analysis.
3.1. Base Station
The base station (BS) runs a fall detection algorithm that processes the data sent by all
wearable SPINE nodes. The detection algorithm can be in one of the following states:
— Person standing, no alarm.
— Possible person fall, set pre-alarm.
ACM Transactions on Embedded Computing Systems, Vol. 0, No. 0, Article 0, Publication date: 0.
Virtual Platform-based Design Space Exploration of Power-Efficient Distributed Embedded Applications0:7
— Possible person impact, no alarm.
— Wait for reading stabilization, no alarm.
— Person not moving, send alarm.
Falls are signaled when the acceleration rises above a given threshold.
The BS algorithm was tested using emulated sensor node samples. They were ob-
tained from a dataset provided by the German Aerospace Center, which includes pat-
terns for different human physical activities, including falls.
3.2. Wearable SPINE Nodes
The basic operation of a wearable SPINE node consists of:
— processing the configuration packets received from the BS;
— performing the configured computations;
— transmitting the results to the BS.
The SPINE specification provides the application developer with several functions
to build the monitoring application, such as:
— reading and local buffering of data from various sensors (e.g., temperature, accelera-
tion, blood oxygenation level, hearth pulse rate);
— processing the buffered data through filters, threshold detection, and other mathe-
matical functions;
— sending data packets to the BS either periodically or upon event detection.
The BS can configure at run-time all SPINE functions through specific packets. This
includes the selection of parameters such as the sampling period of each sensor and
the buffer sizes, as well as the list of features to extract (e.g., max, min, median). The
last packet in the configuration sequence provides the list of tasks to activate, e.g.,
sampling, feature computation, radio packet dispatch.
In our case study, raw acceleration data is read on three axes and filtered using a
Butterworth filter, to reduce the noise. The acceleration magnitude is calculated from
the three components and is sent to the BS in a data packet over a shared wireless
channel.
4. SOFTWARE MODELING
Platform-independent model-driven design and automated code generation can ad-
dress the complexity of the development of distributed embedded applications. They
simplify the process of debug and refinement of the software under development, en-
abling faster design cycles and higher degrees of flexibility and reusability.
4.1. Model-Driven Design
High-level modeling simplifies software development by replacing coding-debugging
iterations with modeling and simulation activities in a graphical environment.
Our design flow starts by defining platform-independent Stateflow models that can
be converted, by means of target-specific code generators, into:
— SystemC behavioral models for platform-independent simulation and functional ver-
ification of the whole distributed embedded application in the SCNSL framework;
— platform-dependent application C code to be compiled and executed by the ISS of the
ReISC SoC virtual platform.
A simulation model of the SPINE virtual machine was implemented using Stateflow
charts as shown in Figure 3. It includes three concurrent state machines, namely:
SpineSchedulerEngine, SpinePktProcessingEngine, and Timer.
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Fig. 3. Finite state machines for the SPINE node.
The SpinePktProcessingEngine state machine processes the incoming packets from
the BS (represented in the chart as PKT events).
The Timer state machine keeps track of time and activates each task with the ap-
propriate periodicity. It keeps a queue of task activation times and wakes up the
SpineSchedulerEngine when a task needs to be executed.
The SpineSchedulerEngine executes the task to be run, e.g., sampling and storing
sensor data, computing signal processing functions, or sending data to the BS.
4.2. Code Generation
This flow uses the Stateflow Coder tool from The Mathworks and the HIFSuite from
EDALab as code generators from the platform-independent model.
The ANSI C application code generated by The Mathworks Stateflow Coder is com-
piled by the toolchain of the ReISC processor. It is then simulated on the ISS for energy
consumption analysis.
The SystemC behavioral model of the network node is generated from the Stateflow
description using HIFSuite and the methodology presented in [Lazarescu et al. 2012].
The SystemC module generated in this way directly matches the SCNSL interface
model and can be used to create node instances in the network scenario.
The use of the generated code in simulations is presented in detail in Section 6.
5. HARDWARE MODELING
The hardware platform of the SPINE node consists of:
— the ReISC SoC that handles the sensors and performs data processing;
— the RF Module that handles the wireless communications.
5.1. ReISC System-on-Chip
The ReISC SoC was designed by STMicroelectronics and taped-out at the end of 2009
using a 90 nm technology. It is the first of a new family of ultra low power products.
The ReISC SoC includes the proprietary ReISC 3 core (Reduced energy Instruction
Set Computer). It provides hardware support for 8/16/20/32 bit data sizes, variable 16
bit-based instruction length and secure data. ReISC 3 is targeted at ultra-low power
applications. It operates up to 50 MHz, has 1 MB FLASH and 32 KB SRAM embedded
memories and an extensive range of enhanced I/Os (one I2C, two GPIOs, two SPIs, one
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USART, and one USB) and peripherals (one 12-bit ADC, three general purpose 16-bit
timers and one internal timer). A comprehensive set of power-saving modes allows one
to efficiently implement low-power applications.
For the optimization of the wearable SPINE node, the relevant peripherals are:
— the Serial Peripheral Interface (SPI), which handles the communication between the
ReISC SoC and the RF Module;
— the General Purpose Input/Output (GPIO);
— the timers, which are used for synchronization purposes;
— the Analog-to-Digital Converter (ADC), which collects samples from the sensors;
— the Reset and Clock Control Unit (RCCU);
— the Power Manager, which is used to manage the power states of the ReISC SoC
(CPU and peripherals).
The Serial Peripheral Interface (SPI) consists of a synchronous serial communication
interface with a 4-pin protocol. It allows half/full-duplex, synchronous, serial communi-
cation with external devices. There are separate buffers for reception and transmission
and the peripheral can operate in full-duplex mode. When the interface is configured
as master, it provides the communication clock to the external slave device. The inter-
face is also capable of operating in a multi-master configuration. It may be used for
a variety of purposes, including simplex synchronous transfers on two lines, with an
optional bidirectional data line, and reliable communication with CRC checking.
The General Purpose Input/Output (GPIO) is a set of pins whose behavior can be
programmed by the application.
There are up to four timers in the ReISC Soc platform which may be used for a vari-
ety of purposes, including measuring the pulse length of input signals (input capture)
or generating output waveforms or counting events. The internal timer is the simplest
one, and it can only count down.
The Analog-to-Digital Converter (ADC) converts the magnitude of an analog signal
(voltage or current) into a digital representation with 12 bit resolution. The ReISC
ADC provides 16 multiplexed channels, interrupt generation at the end of conversion,
and DMA request generation during conversion.
The Reset and Clock Control Unit (RCCU) manages the power-on reset for the ReISC
SoC system and generates the system clocks using PLLs. It also allows one to en-
able/disable the peripherals and their clocks.
The Dynamic Power Manager (DPM) activates clock gating for the unused periph-
erals, selects the power-down state for the analog hard macros when they are not re-
quired by the application, and selects the appropriate system clock frequency. In order
to further reduce the power consumption, the DPM can also shut off the power domains
for each ADC, for the PLL and for the FLASH memory.
5.2. Power Consumption
The ReISC SoC implements dynamic power management techniques to reduce power
consumption, such as clock gating and power gating, using two components: the Power
Platform and the Dynamic Power Manager (DPM).
The Power Platform is a set of modules implementing local power states. To man-
age the power states of the CPU and the peripherals, the Power Platform uses three
power islands. A power island is a region of the SoC with independent and scalable
power supply as well as clock frequency. The organization of the power islands can be
summarized as follows:
— An ALWAYS ON power island that includes the ReISC core, the RCCU, the Power
Manager, Timers, and any other component that must be kept always enabled.
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Table I. SPI and ADC peripherals power consumption in
various power modes relative to WORKING mode.
Power mode SPI power ADC power
[%] [%]
OFF 0 0
NO CLOCK 20 N/A
IDLE 40 20
WORKING 100 100
Fig. 4. Architecture of the RF Module and interconnection with the ReISC SoC.
— A FUNCTIONAL STATE power island (with flip-flop state retention) that includes
the peripherals that can be switched on/off, e.g., the SPI and the GPIOs.
— An ANALOG power island that includes the ADC.
The transitions between the power states can be controlled through an API of the
DPM, which can be accessed at the application level. The DPM functions use device
drivers to configure specific devices belonging to a power island. Finer control on power
consumption can be obtained through the RCCU that allows one to selectively enable
the peripherals and their clocks. Table I reports the power consumption of the SPI
and ADC peripherals in various power modes, normalized with respect to their power
consumption in the WORKING mode.
5.3. RF Module
The RF Module is connected through an SPI interface to the ReISC SoC in order to
provide networking capabilities. The architecture of the RF Module inside the SPINE
node is shown in Figure 4. It consists of three components: the front-end, the network
processor, and the back-end.
The front-end component manages the SPI protocol to communicate with the ReISC
SoC. It receives (1) data bytes from the ReISC SoC, to be sent to the network, and
(2) packets from the network, to be sent to the ReISC SoC through the back-end. The
SPI transmission uses the simplex mode. The decision about setting the SPI controller
in master or slave mode is made by the software running on the ReISC SoC. When
the ReISC SoC SPI controller is in slave mode, it waits to receive data from the RF
Module. When it enters the master mode, it cannot be interrupted by the RF Module.
Therefore, the RF module uses a local FIFO queue to temporarily store the data to be
transmitted to the ReISC SoC.
The network processor implements an IEEE 802.15.4 [LAN/MAN Standards Com-
mittee of the IEEE Computer Society 2006] medium access control (MAC). The back-
end component addresses all the low-level details to send/receive data on the radio
channel. The transmission time of a packet is not constant, since the 802.15.4 MAC
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Fig. 5. Overview of the SystemC simulation setup and models
provides access based on random wait states with multiple re-transmissions in case of
failure. Therefore, the back-end component also contains a FIFO queue to store pack-
ets when the production rate of the ReISC SoC is higher than the transmission rate
over the radio channel.
6. NETWORK MODELING
As shown in Figure 5, the network scenario consists of two parts: (1) the wireless
channel, and (2) several nodes accessing the channel. One of them is an accurate model
of the wearable SPINE node that is implemented by connecting the ReISC SoC virtual
platform, provided by STMicroelectronics, with the model of the RF Module. The other
nodes are modeled at the behavioral level.
The ReISC virtual platform accurately models the hardware components of the
ReISC SoC. The components closely coupled to the processor, such as the memory,
are under the direct control of the ISS, while all other parts of the virtual platform
(e.g., the peripherals) are modeled in SystemC. A SystemC wrapper implements also
the interface between the ISS and the rest of the system.
The software components (i.e., the application and system code) are compiled as
usual for the target platform. The binary is loaded into the memory module of the
virtual platform and is executed by the ISS. The ISS is also used to drive at run-
time the evaluation of a set of equations that model the power consumption of the
node platform in its various power states. This allows one to achieve a cycle-accurate
time profile of the power consumption for the whole node and for each part separately
(processor and peripherals).
The ReISC virtual platform is connected to the network through a SystemC model
of the RF Module.
The SCNSL classes are used to implement this scenario. In particular, the Task class
is used for the functional models of the RF Module, the Base Station, and the sources
of concurrent network traffic. One instance of the Node class is used for each node, to
host its Tasks. Finally, the SCNSL Shared Channel is used to model the radio channel
connecting all the Nodes.
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Fig. 6. The network scenario is described in SystemC using SCNSL primitives. Network elements are
created as SystemC modules.
As shown in Figure 6, the network is described in SCNSL by creating nodes, chan-
nels (with protocols) and tasks as standard SystemC modules (lines 12, 13 and 17).
Lines 20–21 connect node instances to the shared channel, while lines 24–25 create
task instances for the Base Station and a SPINE node.
The simulation effort (CPU time versus simulated time) depends on the number
of generated events per simulated time unit. In our approach, there are two sources
of simulation events, namely the ISS and the network simulation library (SCNSL).
The ISS events depend on the software executed by the ReISC CPU while the SCNSL
events depend on the transmission and reception of packets among the nodes of the
network. In the simulation scenarios considered in this paper, the simulation effort is
totally dominated by the ISS. Therefore, the scalability of the tool as a function of the
number of network nodes mainly depends on the scalability of the SCNSL. The over-
head added by the SCNSL simulation of the other network nodes, which are modeled
at the behavioral level, is extremely low, as was shown, e.g., in [Crepaldi et al. 2013].
That paper proved that the approach is as efficient and scalable as other well-known
network simulators like NS-2 [Fummi et al. 2008], as shown in Figure 7.
7. TESTING SCENARIOS
The simulation of the system is performed at the transaction level (TLM). Two TLM
sockets connect the ReISC SoC virtual platform to the RF Module, and each SCNSL
task is connected to the corresponding SCNSL node through an additional TLM socket.
The application is simulated by running the system code and the SPINE application
under analysis (see Section 4.2) on the ISS of the ReISC SoC virtual platform. In this
work, we focus on the minimization of the energy spent for computation, not for com-
munication (which is thoroughly addressed in the literature). Therefore, we need very
accurate power models of the ReISC SoC hardware and software components, while
the power accuracy of the models of the transmission components is not our main fo-
cus.
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Fig. 7. Comparison of the simulation effort of SCNSL and NS-2 as a function of network size, using nodes
modeled at the behavioral level.
The network setup consists of:
— one wearable SPINE node (described in Section 3.2);
— one Base Station (BS), with two main functions:
(1) to initialize the wearable SPINE node using configuration packets;
(2) to listen for incoming data packets from the wearable SPINE node;
— a node to generate concurrent traffic on the shared channel, using the same commu-
nication protocol. The level of concurrent traffic from this node is varied to evaluate
the effects of channel congestion on both the communication and the internal opera-
tion of the wearable SPINE node.
The nodes communicate with the BS in a star topology. They are bound to a shared
channel model which reproduces the behavior of the wireless medium in terms of
packet loss and collisions.
The behavior of the wearable SPINE node is defined by the instructions executed by
the ISS on the ReISC virtual platform. The other nodes in the network are modeled at
the transaction level in SystemC, which also defines all network-related timings.
An algorithm to adapt the inter-packet interval on the wearable nodes based on
channel congestion level will be presented and analyzed in Section 7.3.
7.1. Application accuracy
Figure 8 shows the fall detection accuracy of the BS algorithm as a function of the fall
patterns and the sensor sampling rate. The detection accuracy was calculated as:
fall detection accuracy =
correct fall detections
number of falls in the data set
× 100 [%] (1)
The undetected falls are much more important than the false positives for this appli-
cation, since they mean undetected potential critical situations for the patients.
The detection accuracy was evaluated on several data sets that include between two
and five fall patterns each. The results in Figure 8 show that the accuracy depends on
both the fall pattern and on the sensor sampling rate.
The fall patterns depend on the body movements during the falls, which can vary
with several physical and body parameters, such as body weight and fall height on the
one hand, and the initial position, movement and speed on the other hand.
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Fig. 8. The accuracy of the fall detection algorithm depends on the fall pattern and on the sampling rate of
the sensor. Lower sampling rates reduce the fall detection accuracy.
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Data On Initialization Pre-Alarm 
Pre-Alarm 
StopSpine 
StopSpine 
StopSpine 
Twake up 
Power on 
Fig. 9. SPINE State Diagram.
For a given pattern, the sensor sampling rate can influence the detection accuracy.
Finer grain sampling generally leads to higher fall detection accuracy. However, under-
sampling techniques can be used to reduce the traffic on temporarily congested com-
munication channels and its effects on the detection accuracy can be reduced using
adaptable predictive algorithms [Mesin et al. 2014].
7.2. HW Performance
Figure 9 shows the power state diagram of the wearable ReISC SPINE node. In normal
mode, the communication between the ReISC SoC node (running the SPINE applica-
tion code generated from Stateflow as discussed in Section 4) and the SPINE BS node
follows a well-defined sequence:
— Initialization: initialize the communication between the wearable ReISC SoC
(SPINE) node and the BS.
— Data on: send the sensor data from the wearable ReISC SoC (SPINE) node to the BS.
— Sleep: low power state between samples or data transmissions.
— Pre-Alarm: like Data On, but disabling transitions to the Sleep state.
After power-on, the node enters the Initialization state. In this state it wakes up
every Twake up interval (a parameter ranging from 10 seconds to 5 minutes) waiting for
the BS to connect and send configuration packets (namely three packets per feature).
The configuration ends with a StartSpine packet from the BS that requests the node
to switch to the DataOn state.
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Fig. 10. Typical activation of the TIMER, SPI interface, ADC, and ReISC CORE elements of a wearable
SPINE node.
In the DataOn state, the wearable SPINE node periodically collects samples and
sends packets to the BS, according to the configured features. The node may go to the
Sleep state between task scheduling times; this behavior is implemented by setting
a timer. The wake-sleep duty cycle depends on a static configuration whose optimal
setting will be determined by design space exploration.
The transition to the Pre-Alarm state happens when a free fall event is detected
by the BS. In this case, the BS warns the wearable SPINE node using a Pre-Alarm
message. The wearable SPINE node switches off the timeout to the Idle mode and
its behavior becomes similar to the DataOn state, i.e., the node keeps sending data
without going to sleep. At the same time, the BS also sends a pre-alarm message to
the operator.
The return to the Initialization state of the wearable SPINE node is triggered by
the StopSpine command.
In order to use application knowledge to exploit the idleness of the wearable node
hardware components that are critical to the SPINE application, we consider the tim-
ing requirements of the application and use code profiling information to insert the
appropriate power management function calls in the generated code. Thus, low-power
and power-off strategies can be explored by simulating different power management
settings.
For example, Figure 10 shows a typical activation sequence of the TIMER, SPI pe-
ripheral, ADC, and ReISC CORE elements. The SPI interface is used to exchange com-
mands and data with the radio module. The node waits for four configuration packets
from the base station (the burst of four RX transactions on the SPI activity line). After
these, the node enters the normal operation mode in which it periodically sends the
sensor data (acquired and preprocessed on-board) and listens for acknowledgments
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and commands from the base station (represented as pairs of TX and RX events on the
SPI activity line).
On the CORE activity line in Figure 10 we can see how the TIMER wakes up the
SPINE scheduler every 1 ms to poll for tasks that need to be run. External events, like
a packet received from the radio module over the SPI interface, trigger the activation
of the appropriate SPINE task for their processing.
After the initial configuration packets, the scheduler activates periodically the task
that performs the sensor reading. Each reading consists of five raw samples acquired
by the ADC and their processing by the filtering task. The output of the filter is sent to
the radio module using a TX packet over the SPI interface. The radio module will then
autonomously transmit the packet to the base station. Right after the transmission,
the radio module will listen for a brief time for base station acknowledge and possibly
for commands.
Most node processing consists of sensor sample acquisition, filtering and communi-
cation to the radio module. Thus, we will focus on these activities to optimize the power
consumption of the node.
7.3. Impact of Communications
In the following we describe the wearable node operation and its network interaction.
After the initialization phase, the wearable SPINE node listens for 16-byte config-
uration packets from the BS, which are sent at 100 ms intervals. The radio module
sends each received packet to the SPI controller that is configured as slave and raises
an interrupt. The SPI interrupt handler (ISR) copies the packet payload to the SPINE
packet buffer, from where the application can retrieve it to configure the node accord-
ingly. The last configuration packet from the BS contains the StartSpine command.
This starts the SPINE engine, sets the SPI controller to master mode, and initializes
the timer to the packet transmission interval configured by the BS.
The ADC is then configured to sample the acceleration data from the accelerometer
sensor over three channels. After every sample is read, the ADC interrupt is raised
and its ISR places the value in the SPINE circular buffer. When a full sample set is
ready, it is processed, filtered and sent to the RF Module through the SPI controller.
Note that the accelerometer reading and the data packet rates are independent. The
former can be higher to prevent detection accuracy degradation and save radio power.
We simulated 2 seconds of system time with the following settings:
— from 0 s to 0.4 s the BS sends four configuration packets;
— from 0.4 s to 2.0 s the wearable SPINE node sends sensor data packets to the BS;
— from 1.0 s to 2.0 s concurrent traffic saturates the communication channel. This emu-
lates the worst case networking conditions that can happen due to radio traffic from
several unrelated nodes.
The simulation took about 590 s on a workstation with a 3 GHz Intel processor. As
we discussed in Section 6, this time is dominated by the ISS execution, while the simu-
lation performance impact of the nodes modeled using SCNSL is extremely low. Thus,
to reduce the simulation effort, the ISS is used only for the nodes for which instruction-
level accuracy is needed. In our experiments one SPINE node is simulated by the ISS
while the BS node and up to five concurrent nodes are simulated at the behavioral
level by SCNSL.
The simulation results in Figure 11 show the time spent by the wearable SPINE
node to send a packet to the BS. This varies from 1.9 ms to 42 ms based on the channel
congestion level, with peaks during congestion that are due to the accumulation of the
backoff times of the protocol for retransmission attempts in case of collisions.
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Fig. 11. Instantaneous and average time spent by the wearable SPINE node to send a packet to the BS for
various channel conditions: 0.4–1.0 s free channel, 1.0–2.0 s congested channel.
Moreover, in this test case the transmission delay causes also the loss of 76 packets
during the periods of congestion. The packets can be lost when the actual transmission
rate of the RF Module falls below the packet production rate of the ReISC SoC and the
transmission queue of the RF Module fills up.
This result suggests that the optimal output rate may be determined in some cases
by the channel conditions and may fall below the application requirements. Thus, the
knowledge of the channel status can be used to improve the scheduling of the activities
of the wearable SPINE node to reduce its energy consumption. Assuming that the ap-
plication requirements can accommodate a range of network transmission delays, we
examine in the following how adaptive packet transmission can reduce both the chan-
nel contention and the overall node energy consumption. Please note that no realistic
application scenario requires sub-second network latencies in this case study. Thus
the proposed strategy can effectively improve battery lifetime without compromising
functionality.
The experiment shows that the quality of the fall detection is gradually affected
by the transmission delays (see Section 3.1). This means that, based on application
quality-of-service requirements, we may use channel congestion statistics to reduce
the wearable SPINE node activity and improve its energy consumption. For this, we
need both a way to communicate the network statistics from the RF Module to the
ReISC SoC, and an application-level algorithm to adapt the node activities accordingly.
The former can be implemented using the SPI channel that connects the RF Module
to the ReISC SoC on the node. The SPI transfers radio data in both directions, as well
as configurations for the RF Module, and channel quality statistics computed by the
radio module.
The data exchanged over the SPI channel are organized in messages structured
as shown in Figure 12. The first message (Figure 12a) is sent by the application to
configure the 802.15.4 parameters of the RF Module: node role (coordinator, router,
end device), its 64-bit MAC address, network identifier, acknowledge transmission,
and its behavior when it is not transmitting (stay idle or listen). The second message
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Fig. 12. Structure of the SPI messages exchanged between the ReISC SoC and the RF Module: configura-
tion command (a), data message (b), statistics request (c), and statistics response (d).
Table II. Packet transmission performance and relative energy consumption of the SPI and
ADC peripherals as a function of the transmission policy, normalized to a non-adaptive policy.
Transmission SPI transfer BS received Packet loss ratio Peripheral energy
policy attempts packets [%] [%]
Non-adaptive 332 256 23 100
K = 1 300 233 22 92
K = 4 216 189 12 74
K = 5 205 182 11 72
K = 6 186 173 7 68
(Figure 12b) is used to transfer packets to or from the network. The third message
(Figure 12c) is sent by the application to ask for packet transmission statistics. The
fourth message (Figure 12d) is the RF Module reply to this query, reporting the number
of transmission failures over 255 requests, the number of packets in the output queue,
and the average delay to complete a transmission (the metric shown in Figure 11). For
all messages, the first byte encodes the type of the message.
Packet transmission failures happen either when the maximum number of transmis-
sion attempts is reached because of a busy channel, or when the maximum number of
retransmissions is reached without receiving an acknowledge. Both statistics can be
used to estimate the channel conditions and to adapt the packet transmission delay
(Delay) to those conditions as follows:
(1) Initialize Delay to 1 ms.
(2) If the last SPI transmission failed due to buffer overflow, then set Delay = Delay×2K
(up to a maximum allowed by the application requirements).
(3) If the last SPI transmission was successful, then set Delay = Delay/2.
Figure 13 shows the packet transmission delay in different channel conditions, cal-
culated using the algorithm above with K = 1. The plot shows that during channel
congestion, the wearable SPINE node sends data less frequently.
Table II reports the transmission performance and the total energy consumption of
the SPI and ADC peripherals as a function of the transmission policy, normalized to
the non-adaptive policy value. The attempts to transfer data to the RF Module through
the SPI are a measure of the application activity acquiring and processing data. The
number of packets received by the base station measures the amount of useful data
that reached the destination. The packet loss ratio represents the percentage of data
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Fig. 13. Time interval between two SPI data messages as a function of simulation time, for various channel
conditions: 0.4–1.0 s free channel, 1.0–2.0 s congested channel.
that was acquired and processed, but lost in the transfer to BS. The relative energy
consumption is calculated using the total energy needed by the ADC and SPI periph-
erals, whose activity is modulated based on channel congestion.
The results show that a more aggressive adaptation to channel congestion level
(higher K) reduces both the packet loss (thus increasing transmission reliability) and
the energy consumption, since the ADC and SPI are active for a fixed time for each
new sensor acquisition.
8. DESIGN SPACE EXPLORATION
In this section we show how the infrastructure presented in this paper allows one to
perform a complete analysis of the system to optimize its power consumption using
the DPM features, by taking into consideration both the network conditions and the
application requirements.
8.1. Setup
Once the application has been mapped to the HW platform, the analysis and choice of
which system configuration is most suitable requires an iterative evaluation phase.
In this work, this exploration phase is automated using the analysis capabilities of
MOST—Multi-Objective System Tuner [Palermo et al. 2009], a design space exploration
tool supporting platform-based design. The goal of the tool is to select at design-time
the most promising configurations in terms of power consumption, performance and
quality of service for both the hardware platform and the application running on it. It
provides easy exploration control features and data post-processing capabilities.
The exploration loop that we used automatically configures the simulation platform
at the node, network and application levels. The parameterization of the system under
analysis can be summarized as follows:
— Parameter K of the adaptive transmission policy that is analyzed in Section 7, i.e.,
{0 (for non-adaptive), 1, 4, 6, 8}.
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— Power policies for the management of the hardware platform Voltage Islands (VI)
(ADC = {ON, OFF}, SPI = {ON, NO-CLOCK, SNOOZE2}). The ON value means
that the VI is always on, thus alternating its power consumption between the IDLE
and WORKING power states (see Table I) depending on the workload. Other power
state values (which are dependent on the VI type) can be adopted instead of IDLE
to save power when the corresponding units are not used. The change of the power
mode is done when a long period of inactivity is expected (e.g., as shown in Figure 10)
by calling the suitable routines directly in the application code. The power policy is
kept constant during the evaluation period.
— Number of concurrent nodes excluding the BS (ConcurrentNodes). This parameter
controls the number of active nodes that produce network traffic at the same time,
i.e., {1, 3, 5}.
We are interested in evaluating the following metrics:
— Packet loss rate, calculated as the ratio between the number of lost packets and the
total number of packets that were sent;
— Average transmission interval, calculated as the average time between two packets
received by the Base Station;
— Total energy, calculated as the energy consumed to send a given number of packets3.
These metrics were selected to allow the monitoring of the behavior of the system
energy and the quality-of-service while varying the network conditions (i.e., the num-
ber of concurrent transmissions) and the application-level tunable parameters (i.e., the
transmission adaptivity factor and the power policies for the voltage islands).
8.2. Results
Figure 14 shows the scatter plots of the design configurations explored in the Total
Energy–Packet Loss space. We highlighted the configurations with different Adaptivity
Factor K (Figure 14a) and Number of Concurrent Nodes (Figure 14b). A similar scatter
plot for the Average Reception Interval–Packet Loss space is shown in Figure 15.
Figure 14a shows that the system behavior can be divided into two areas, depending
on the adaptivity values. For K < 4, the packet loss rate is very high and the behavior
of the configurations with K = 0 and K = 1 mostly overlap. The design points appear
clustered by packet loss rate depending on network size (see Figure 14b). Additionally,
the energy consumed by the system is almost constant, due to the low activity rates
of the computing and sensing parts of the node, since the most energy-intensive part
is the communication module. K ≥ 4 means higher adaptivity, which makes the ap-
plication more tolerant to network size changes (see Figure 14b). This enables a more
robust behavior, i.e., an almost constant rate of packet loss rate. However, the energy
consumption increases with the increase of the number of concurrent nodes due to
the higher message overhead for channel arbitration. Additionally, the energy values
of the design configurations for the same number of concurrent nodes and adaptivity
values vary also with the power policies.
A similar analysis can be done for Figure 15 which represents the average transmis-
sion interval as a function of packet loss rate. For K < 4 (less adaptivity), Figure 15
shows that higher values of packet loss impact the average transmission interval due
2The SNOOZE power state of the SPI VI is like the OFF power state of the ADC VI, but it retains the Flip
Flop states
3We will present the normalized values of the total energy with respect to the lowest energy consumption
value across the entire design space, in order to allow a more abstract evaluation of the different design
alternatives.
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Fig. 14. Scatter plot in the Total Energy–Packet Loss space by varying the Adaptivity Factor K (a) and the
Number Concurrent Nodes (b). The energy is normalized to the lowest consumption.
to re-transmissions caused by a larger number of active nodes (see Figure 15b). How-
ever, the increased adaptivity for K ≥ 4 reduces the packet loss rate, but at the cost
of higher transmission intervals. This is a trade-off that requires a more detailed de-
signer analysis, since the best value may depend also on the application requirements.
Figure 16 shows a more detailed analysis of the energy metric as a function of the
power policies and the active network size. This analysis is presented using energy
contour maps where the values at each point (in terms of power policies and network
size) have been averaged across all other parameters.
Figure 16a shows the energy contour map by varying the ADC and SPI power poli-
cies. As expected, by activating the power policies for both voltage islands (ADC VI-
OFF and SPI VI-SNOOZE, upper-right corner), the energy is reduced by 15% on av-
erage with respect to the base case (bottom-left corner). However, the same Figure
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Fig. 15. Scatter plot in the Average Reception Interval–Packet Loss space by varying the Adaptivity Factor
K (a) and the Number of Concurrent Nodes (b).
shows that the configuration ADC VI-OFF and SPI VI-NO-CLOCK consumes more
energy than the configuration where one of the two islands is kept always ON. This is
mostly due to the combined overhead of the power state transitions in terms of both
latency and energy. In fact, the power savings of the SPI VI-NO-CLOCK periods are
wasted by the overheads associated with power state transitions. As mentioned above,
the phenomenon does not occur in the SPI VI-SNOOZE case, since the power reduction
achieved in this state is much higher than the transition overheads.
These effects can be analyzed more in detail in Figure 16b, which shows the energy
contour map by varying the SPI power policy and the active network size. The energy
impact of the SPI power policies is not obvious in that Figure, since it interacts with the
active network size. In fact, the phenomenon in Figure 16a, which shows that it is more
energy-efficient to keep the SPI VI-ON than switching it to NO-CLOCK, occurs only
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Fig. 16. Energy contour map by varying the Power Policies for both SPI and ADC voltage islands (a) and
the SPI Power Policy and the Number of Concurrent Nodes (b). The energy is normalized to the lowest
consumption over the entire design space.
when the number of concurrent nodes is equal to five (or, presumably, larger). On the
other hand, with three concurrent nodes the NO-CLOCK power policy seems to have
no effect (either positive or negative), while for a network with only one concurrent
node the NO-CLOCK state produces the largest energy gain.
The various energy behaviors analyzed in this design space exploration allow one
to implement and optimize an ADC and SPI power policy that adapts to the active
network size to effectively save node energy.
9. CONCLUSION
This paper addresses the need to provide an effective design space exploration flow
to optimize the power consumption of distributed embedded applications running on
modern heterogeneous SoC devices.
The proposed flow allows one to efficiently verify the behavior and explore the op-
timization solutions for networked embedded systems. It uses model-driven design,
automated code generation, and system-level simulation, enabling an effective design
space exploration starting from the early design stages.
The design entry is facilitated by providing a graphical environment for platform-
independent application modeling and simulation based on concurrent Stateflow Stat-
eCharts. They can be automatically converted, using specific generators, into Sys-
temC platform-independent architectural models and platform-dependent application
C code.
Unlike many existing network and node simulators, SystemC can perform the holis-
tic system simulations needed for an efficient exploration of multiple network- and
application-aware power management parameters and strategies. An Instruction Set
Simulator and a cycle-accurate power model of the hardware platform were included
in the SystemC system-level simulation to allow a detailed analysis of the SoC behav-
ior and of its power consumption, while running the application in a realistic network
scenario.
The experimental results that we obtained using this flow demonstrate its effective-
ness on a representative use case. We are able to explore several system configurations
in realistic operation conditions that provide the developer the means to choose the
best configuration, based on the application requirements, and without expensive and
time-consuming field trials.
The proposed flow can be used for the analysis and optimization of a broad range of
distributed embedded applications.
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